	DRAM SUB-ARRAY	COLUMN	DRAM SUB-ARRAY	S.A.	DRAM SUB-ARRAY	COLUMN
	DSA ₁		DSA2		DSA ₃	
DE	ROW	ADDRESS CONTROL	ROW		ROW DECODER	

FIG.1A

S	DRAM SUB-ARRAY	ROW	COLUMN	ROW	DRAM SUB-ARRAY	S.A.	DRAM SUB-ARRAY	ROW	COLUMN
	DSA ₁	χ.		R2	DSA ₂		DSA ₃	R3	
		TAG1	1	TAG2		· ·		TAG3	
	ROW	REG	REGISTER CONTROL & ADDRESS CONTROL	%][ROW DECODER		ROW		

FIG.1B




FIG.2




FIG.3




FIG.4

	COLUMN			
RC3	ROW	R ₃	TAG3	
	DRAM SUB-ARRAY	DSA ₃		ROW DECODER
	S. A.			
	DRAM SUB-ARRAY	DSA ₂		ROW DECODER
RC ₂	ROW	R ₂	TAG2	∞
	DRAM SUB-ARRAY			REGISTER CONTROL & ADDRESS CONTROL
RC_{\uparrow}	ROW	R 1	TAG1	REGI ADC
	DRAM SUB-ARRAY	DSA1		ROW
	S.A.			

FIG.5




FIG.6




FIG.7




FIG.8